

Schematic Page List

Hide

X541UV_MB_PR_20160616-01

- 001_Block Diagram
- 002_System Setting
- 003_CPU_DISPLAY
- 004_CPU_DDR4
- 005_CPU_LPC,SPI,SMB,CLINK
- 006_CPU_POEWR
- 007_***
- 008_CPU_MISC,JTAG
- 009_CPU_CFG,RSVD
- 010_CPU_POWER_CAP
- 011_NB_****
- 012_NB_****
- 013_DDR4_TERMINATION_A
- 014_DDR4_ON-BOARD_A_L32
- 015_DDR4_ON-BOARD_A_H32
- 016_DDR4_****
- 017_DDR4_SO-DIMM_1
- 018.DDR4_CA VOLTAGE
- 019_DDR4_****
- 020_CPU_PCH_CSI2,EMMC
- 021_CPU_PCH_CGPIO, LPIO, MI SC
- 022_CPU_PCH_AUDIO,SDIO,SD XC

Global Search

001

002

003

004

005

006

008

009

010

013

014

Toggle FullScreen

Pre Page

Next Page

MoveTo

SYSTEM PAGE REF.




PAGE	Content
001	Block Diagram
002	System Setting
003	CPU_DISPLAY
004	CPU_DDR3
005	CPU_LPC,SPI,SMB,CLINK
006	CPU_POEWR
008	CPU_MISC,JTAG
009	CPU_CFG,RSVD
010	CPU_POWER_CAP
013	DDR4_TERMINATION
014	DDR4_ON-BOARD_A(L3)
015	DDR4_ON-BOARD_A(H32)
016	DDR4_SO-DIMM_1
017	DDR4_CA_VOLTAGE
018	DDR4_ON-BOARD_A(L32)
019	DDR4_ON-BOARD_A(H32)
020	CPU_PCH_CSI2,EMMC
021	CPU_PCH_CGPIO, LPIO, MI SC
022	CPU_PCH_AUDIO,SDIO,SD XC
023	CPU_PCH_AUDIO,SDIO,SD XC
024	CPU_PCH_AUDIO,SDIO,SD XC
025	CPU_PCH_AUDIO,SDIO,SD XC
026	CPU_PCH_AUDIO,SDIO,SD XC
027	CPU_PCH_AUDIO,SDIO,SD XC
028	CPU_PCH_AUDIO,SDIO,SD XC
029	CPU_PCH_AUDIO,SDIO,SD XC
030	CPU_PCH_AUDIO,SDIO,SD XC
031	CPU_PCH_AUDIO,SDIO,SD XC
032	CPU_PCH_AUDIO,SDIO,SD XC
033	CPU_PCH_AUDIO,SDIO,SD XC
034	CPU_PCH_AUDIO,SDIO,SD XC
035	CPU_PCH_AUDIO,SDIO,SD XC
036	CPU_PCH_AUDIO,SDIO,SD XC
037	CPU_PCH_AUDIO,SDIO,SD XC
038	CPU_PCH_AUDIO,SDIO,SD XC
039	CPU_PCH_AUDIO,SDIO,SD XC
040	CPU_PCH_AUDIO,SDIO,SD XC
041	CPU_PCH_AUDIO,SDIO,SD XC
042	CPU_PCH_AUDIO,SDIO,SD XC
043	CPU_PCH_AUDIO,SDIO,SD XC
044	CPU_PCH_AUDIO,SDIO,SD XC
045	CPU_PCH_AUDIO,SDIO,SD XC
046	CPU_PCH_AUDIO,SDIO,SD XC
047	CPU_PCH_AUDIO,SDIO,SD XC
048	CPU_PCH_AUDIO,SDIO,SD XC
049	CPU_PCH_AUDIO,SDIO,SD XC
050	CPU_PCH_AUDIO,SDIO,SD XC
051	CPU_PCH_AUDIO,SDIO,SD XC
052	CPU_PCH_AUDIO,SDIO,SD XC
053	CPU_PCH_AUDIO,SDIO,SD XC
054	CPU_PCH_AUDIO,SDIO,SD XC
055	CPU_PCH_AUDIO,SDIO,SD XC
056	CPU_PCH_AUDIO,SDIO,SD XC
057	CPU_PCH_AUDIO,SDIO,SD XC
058	CPU_PCH_AUDIO,SDIO,SD XC
059	CPU_PCH_AUDIO,SDIO,SD XC
060	CPU_PCH_AUDIO,SDIO,SD XC
061	CPU_PCH_AUDIO,SDIO,SD XC
062	CPU_PCH_AUDIO,SDIO,SD XC
063	CPU_PCH_AUDIO,SDIO,SD XC
064	CPU_PCH_AUDIO,SDIO,SD XC
065	CPU_PCH_AUDIO,SDIO,SD XC
066	CPU_PCH_AUDIO,SDIO,SD XC
067	CPU_PCH_AUDIO,SDIO,SD XC
068	CPU_PCH_AUDIO,SDIO,SD XC
069	CPU_PCH_AUDIO,SDIO,SD XC
070	CPU_PCH_AUDIO,SDIO,SD XC
071	CPU_PCH_AUDIO,SDIO,SD XC
072	CPU_PCH_AUDIO,SDIO,SD XC
073	CPU_PCH_AUDIO,SDIO,SD XC
074	CPU_PCH_AUDIO,SDIO,SD XC
075	CPU_PCH_AUDIO,SDIO,SD XC
076	CPU_PCH_AUDIO,SDIO,SD XC
077	CPU_PCH_AUDIO,SDIO,SD XC
078	CPU_PCH_AUDIO,SDIO,SD XC
079	CPU_PCH_AUDIO,SDIO,SD XC
080	CPU_PCH_AUDIO,SDIO,SD XC
081	CPU_PCH_AUDIO,SDIO,SD XC
082	CPU_PCH_AUDIO,SDIO,SD XC
083	CPU_PCH_AUDIO,SDIO,SD XC
084	CPU_PCH_AUDIO,SDIO,SD XC
085	CPU_PCH_AUDIO,SDIO,SD XC
086	CPU_PCH_AUDIO,SDIO,SD XC
087	CPU_PCH_AUDIO,SDIO,SD XC
088	CPU_PCH_AUDIO,SDIO,SD XC
089	CPU_PCH_AUDIO,SDIO,SD XC
090	CPU_PCH_AUDIO,SDIO,SD XC
091	CPU_PCH_AUDIO,SDIO,SD XC
092	CPU_PCH_AUDIO,SDIO,SD XC
093	CPU_PCH_AUDIO,SDIO,SD XC
094	CPU_PCH_AUDIO,SDIO,SD XC
095	CPU_PCH_AUDIO,SDIO,SD XC
096	CPU_PCH_AUDIO,SDIO,SD XC
097	CPU_PCH_AUDIO,SDIO,SD XC
098	CPU_PCH_AUDIO,SDIO,SD XC
099	CPU_PCH_AUDIO,SDIO,SD XC
100	CPU_PCH_AUDIO,SDIO,SD XC

BLOCK DIAGRAM

X541UAK/UVK SCHEMATIC Revision 1.1

(UAK : UMA)
(UVK : DGPU = Nvidia N16V-GMR1, 920MX)

Non Connected Standby



Schematic Page List

Hide

X541UV_MB_PR_20160616-01

001_Block Diagram

002_System Setting

003_CPU_DISPLAY

004_CPU_DDR4

005_CPU_LPC,SPI,SMB,CLINK

006_CPU_POEWR

007_***

008_CPU_MISC,JTAG

009_CPU_CFG,RSVD

010_CPU_POWER_CAP

011_NB_****

012_NB_****

013_DDR4_TERMINATION_A

014_DDR4_ON-BOARD_A_L32

015_DDR4_ON-BOARD_A_H32

016_DDR4_****

017_DDR4_SO-DIMM_1

018.DDR4_CA VOLTAGE

019_DDR4_****

020_CPU_PCH_CSI2,EMMC

021_CPU_PCH_CGPIIO, LPIO, MI
SC022_CPU_PCH_AUDIO,SDIO,SD
XC

Global Search

001

002

003

004

005

006

008

009

010

013

014

Toggle FullScreen

Pre Page

Next Page


MoveTo

Main Board

Display Port

A	EDP
B	VGA
C	HDMI

Intel Version	ASUS P/N
pre-ES	



ASUS		Project Name	Rev
X540UV/UA			R1.0
Title : CPU_DISPLAY			
Size	Dept.:	ASUSTEK COMPUTER INC.	Engineer: NB2_EEZ
Custom			
Date: Thursday, September 01, 2016		Sheet	3 of 102

Hide

X541UV_MB_PR_20160616-01

001_Block Diagram

002_System Setting

003_CPU_DISPLAY

004_CPU_DDR4

005_CPU_LPC,SPI,SMB,CLINK

006_CPU_POEWR

007_***

008_CPU_MISC,JTAG

009_CPU_CFG,RSVD

010_CPU_POWER_CAP

011_NB_****

012_NB_****

013_DDR4_TERMINATION_A

014_DDR4_ON-BOARD_A_L32

015_DDR4_ON-BOARD_A_H32


016_DDR4_****

017_DDR4_SO-DIMM_1

018.DDR4_CA VOLTAGE

019_DDR4_****

020_CPU_PCH_CSI2,EMMC

021_CPU_PCH_CGPIO, LPIO, MI
SC022_CPU_PCH_AUDIO,SDIO,SD
XC

www.teknisi-indonesia.com



Hide

X541UV_MB_PR_20160616-01

001_Block Diagram

002_System Setting

003_CPU_DISPLAY

004_CPU_DDR4

005_CPU_LPC,SPI,SMB,CLINK

006_CPU_POEWR

007_***

008_CPU_MISC,JTAG

009_CPU_CFG,RSVD

010_CPU_POWER_CAP

011_NB_****

012_NB_****

013_DDR4_TERMINATION_A

014_DDR4_ON-BOARD_A_L32

015_DDR4_ON-BOARD_A_H32

016_DDR4_****

017_DDR4_SO-DIMM_1

018.DDR4_CA VOLTAGE

019_DDR4_****

020_CPU_PCH_CSI2,EMMC

021_CPU_PCH_CGPIO, LPIO, MI
SC022_CPU_PCH_AUDIO,SDIO,SD
XC

Global Search

001

002

003

004

005

006

008

009

010

013

014




Toggle FullScreen

Pre Page

Next Page

MoveTo

Main Board



Schematic Page List

Hide

X541UV_MB_PR_20160616-01

001_Block Diagram

002_System Setting

003_CPU_DISPLAY

004_CPU_DDR4

005_CPU_LPC,SPI,SMB,CLINK

006_CPU_POEWR

007_***

008_CPU_MISC,JTAG

009_CPU_CFG,RSVD

010_CPU_POWER_CAP

011_NB_****

012_NB_****

013_DDR4_TERMINATION_A

014_DDR4_ON-BOARD_A_L32

015_DDR4_ON-BOARD_A_H32

016_DDR4_****

017_DDR4_SO-DIMM_1

018_DDR4_CA VOLTAGE

019_DDR4_****

020_CPU_PCH_CSI2,EMMC

021_CPU_PCH_CGPIO, LPIO, MI
SC

022_CPU_PCH_AUDIO,SDIO,SD
XC

Global Search

001

002

003

004

005

006

008

009

010

013











014

Toggle FullScreen

Pre Page

Next Page

MoveTo



www.teknisi-indonesia.com

Hide

X541UV_MB_PR_20160616-01

001_Block Diagram

002_System Setting

003_CPU_DISPLAY

004_CPU_DDR4

005_CPU_LPC,SPI,SMB,CLINK

006_CPU_POEWR

007_***

008_CPU_MISC,JTAG

009_CPU_CFG,RSVD

010_CPU_POWER_CAP

011_NB_****

012_NB_****

013_DDR4_TERMINATION_A

014_DDR4_ON-BOARD_A_L32

015_DDR4_ON-BOARD_A_H32

016_DDR4_****

017_DDR4_SO-DIMM_1

018.DDR4_CA VOLTAGE

019_DDR4_****

020_CPU_PCH_CSI2,EMMC

021_CPU_PCH_CGPIO, LPIO, MI
SC022_CPU_PCH_AUDIO,SDIO,SD
XC

Global Search

001

002

003

004

005

006

008

009

010

013

014




Toggle FullScreen

Pre Page

Next Page


MoveTo

Main Board



www.teknisi-indonesia.com

BOM

		Project Name X540UV/UA	Rev R1.0
Title : CPU_MISC,JTAG,CLK			
Size 0	Dept.: ASUSTek COMPUTER INC		Engineer: NB2_EE2
Date: Thursday, September 01, 2016	Sheet	8	of 102

Schematic Page List

Hide

X541UV_MB_PR_20160616-01

001_Block Diagram

002_System Setting

003_CPU_DISPLAY

004_CPU_DDR4

005_CPU_LPC,SPI,SMB,CLINK

006_CPU_POEWR

007_***

008_CPU_MISC,JTAG

009_CPU_CFG,RSVD

010_CPU_POWER_CAP

011_NB_****

012_NB_****

013_DDR4_TERMINATION_A

014_DDR4_ON-BOARD_A_L32

015_DDR4_ON-BOARD_A_H32

016_DDR4_****

017_DDR4_SO-DIMM_1

018.DDR4_CA VOLTAGE

019_DDR4_****

020_CPU_PCH_CSI2,EMMC

021_CPU_PCH_CGPIO, LPIO, MI
SC022_CPU_PCH_AUDIO,SDIO,SD
XC

Global Search

001

002

003

004

005

006

008

009

010

013

014

Toggle FullScreen

Pre Page

Next Page

MoveTo

Main Board

www.teknisi-indonesia.com



	1	0	NOTE
CF00	NO STALL	STALL	STALL RESET SEQUENCE AFTER PCU PLS LOCK UNTIL DE-ASSERTED
CF04	DISABLE	ENABLE	eDP ENABLE

BOM

		Project Name	Rev
		X540UV/UA	R1.0
Title : CPU_CFG,RSVD			
Size	Dept.: ASUS/IN COMPUTER INC. Engineer: NB2_EE2		
Custom			
Date: Thursday, September 01, 2016		Sheet	8 of 102

Schematic Page List

Hide

X541UV_MB_PR_20160616-01

001_Block Diagram

002_System Setting

003_CPU_DISPLAY

004_CPU_DDR4

005_CPU_LPC,SPI,SMB,CLINK

006_CPU_POEWR

007_***

008_CPU_MISC,JTAG

009_CPU_CFG,RSVD

010_CPU_POWER_CAP

011_NB_****

012_NB_****

013_DDR4_TERMINATION_A

014_DDR4_ON-BOARD_A_L32

015_DDR4_ON-BOARD_A_H32

016_DDR4_****

017_DDR4_SO-DIMM_1

018.DDR4_CA VOLTAGE

019_DDR4_****

020_CPU_PCH_CSI2,EMMC

021_CPU_PCH_CGPIO, LPIO, MI
SC022_CPU_PCH_AUDIO,SDIO,SD
XC

Global Search

001

002

003

004

005

006

008

009

010

013


014

Toggle FullScreen

Pre Page

Next Page

MoveTo



tekhnisi-indonesia

www.teknisi-indonesia.com

Schematic Page List

Hide

X541UV_MB_PR_20160616-01

001_Block Diagram

002_System Setting

003_CPU_DISPLAY

004_CPU_DDR4

005_CPU_LPC,SPI,SMB,CLINK

006_CPU_POEWR

007_***

008_CPU_MISC,JTAG

009_CPU_CFG,RSVD

010_CPU_POWER_CAP

011_NB_****

012_NB_****

013_DDR4_TERMINATION_A

014_DDR4_ON-BOARD_A_L32

015_DDR4_ON-BOARD_A_H32

016_DDR4_****

017_DDR4_SO-DIMM_1

018.DDR4_CA VOLTAGE

019_DDR4_****

020_CPU_PCH_CSI2,EMMC

021_CPU_PCH_CGPIO, LPIO, MI
SC022_CPU_PCH_AUDIO,SDIO,SD
XC

Global Search

001

002

003

004

005

006

008

009

010

013


014

Toggle FullScreen

Pre Page

Next Page

MoveTo



www.teknisi-indonesia.com

Table 4-2. System Memory Interface Guideline Terminology and Descriptions

SKL Processor and Memory Type	SKL H			
	DDR4 / RS SO-DIMM+ECC	DDR4 / RS SO-DIMM no ECC	DDR4 / RS Memory Down	LPDDR3 Memory Down
Signal Group Details				
Clock (CLK)	CKN[3:0], CKP[3:0]	CKN[3:0], CKP[3:0]	CKN[1:0], CKP[1:0]	CKP[1:0], CKN[1:0]
Control (CTRL)	CS#[3:0], ODT[3:0]	CS#[3:0], ODT[3:0]	CS#[1:0], ODT[1:0]	CS#[1:0], ODT[0]
Clock Enable (CKE)	CKE[3:0]	CKE[3:0]	CKE[1:0]	CKE[3:0]
Command (CMD)	MA[16:0], BG[1:0], BA[1:0], ACT#, PAR	MA[16:0], BG[1:0], BA[1:0], ACT#, PAR	MA[16:0], BG[1:0], BA[1:0], ACT#, PAR	CAA[9:0], CAB[9:0]
Strobe	DQSP[7:0], DQSN[7:0]	DQSP[7:0], DQSN[7:0]	DQSP[7:0], DQSN[7:0]	DQS[7:0], DQS#[7:0]
ECC strobe	DQSP[8], DQSN[8]	N/A	N/A	N/A
Data	DQ[63:0]	DQ[63:0]	DQ[63:0]	DQ[63:0]
ECC Data	DQ[71:64]	N/A	N/A	N/A
Alert	ALERT#	ALERT#	ALERT#	N/A
Reset	DRAM_RESET#	DRAM_RESET#	DRAM_RESET#	N/A
RCOMP	DDR_RCOMP[2:0]	DDR_RCOMP[2:0]	DDR_RCOMP[2:0]	DDR_RCOMP[2:0]

Schematic Page List

Hide

X541UV_MB_PR_20160616-01

001_Block Diagram

002_System Setting

003_CPU_DISPLAY

004_CPU_DDR4

005_CPU_LPC,SPI,SMB,CLINK

006_CPU_POEWR

007_***

008_CPU_MISC,JTAG

009_CPU_CFG,RSVD

010_CPU_POWER_CAP

011_NB_****

012_NB_****

013_DDR4_TERMINATION_A

014_DDR4_ON-BOARD_A_L32

015_DDR4_ON-BOARD_A_H32

016_DDR4_****

017_DDR4_SO-DIMM_1

018_DDR4_CA VOLTAGE

019_DDR4_****

020_CPU_PCH_CSI2,EMMC

021_CPU_PCH_CGPIO, LPIO, MI
SC022_CPU_PCH_AUDIO,SDIO,SD
XC

Global Search

001

002

003

004

005

006

008

009

010

013


014

Toggle FullScreen

Pre Page



Next Page

MoveTo



www.teknisi-indonesia.com

ASIS P/N	Quantity	Value
03012-00010100	1	RESISTOR/10K/0.1% 0.25W
03012-00010100	1	RESISTOR/10K/0.1% 0.25W
03012-00010100	1	RESISTOR/10K/0.1% 0.25W
03012-00010100	1	RESISTOR/10K/0.1% 0.25W



ASIS	This : 0001_00010100_0.1%
Engineer :	MB2_002
Check :	X540UV/UA
Date :	
By :	

Hide

U18.DDR4_CA VOLTAGE

019_DDR4_****

020_CPU_PCH_CSI2,EMMC

021_CPU_PCH_CGPIO, LPIO, MI
SC

```
022_CPU_PCH_AUDIO,SDIO,SD
XC
```

023_CPU_PCH_PCIE,USB,SATA

024_CPU_PCH_CLOCK SIGNAL
S,RTC

025_CPU_PCH_SYS_POWER

026_CPU_PCH_POEWR,GND

027_CPU_PCH_POEWR,GND

028_PCH-SPI ROM,OTH,DEBUG

029. Silego_Green_CLK_Gen____

030_IT8995E-128/CX

031_KBC_KB,TP,KB-light

032_RST_Reset Circuit

033_RTL8402 (LAN+CR)

034_RTL8402_RJ45

035_****

036_AUD-ALC3251

037_AUD-HEADPHONE JACK

038_AMP_Speaker

039_

040

Global Search

015

017

018

020

021

022

023

024

025

026


027

Toggle FullScreen



Pre Page

Next Page

MoveTo



www.teknisi-indonesia.com



www.teknisi-indonesia.com



Schematic Page List

Hide

018_DDR4_CA VOLTAGE

019_DDR4_****

020_CPU_PCH_CSI2,EMMC

021_CPU_PCH_CGPIO, LPIO, MI
SC022_CPU_PCH_AUDIO,SDIO,SD
XC

023_CPU_PCH_PCIE,USB,SATA

024_CPU_PCH_CLOCK SIGNAL
S,RTC

025_CPU_PCH_SYS_POWER

026_CPU_PCH_POEWR,GND

027_CPU_PCH_POEWR,GND

028_PCH-SPI ROM,OTH,DEBUG

029_Silego_Green_CLK_Gen____

030_IT8995E-128/CX

031_KBC_KB,TP,KB-light

032_RST_Reset Circuit

033_RTL8402 (LAN+CR)

034_RTL8402_RJ45

035_****

036_AUD-ALC3251

037_AUD-HEADPHONE JACK

038_AMP_Speaker

039_

040

Global Search

015

017

018

020

021

022

023

024

025

026




027

Toggle FullScreen

Pre Page

Next Page

MoveTo



Schematic Page List

Hide

018.DDR4_CA VOLTAGE

019_DDR4_****

020_CPU_PCH_CSI2,EMMC

021_CPU_PCH_CGPI0, LPIO, MI
SC022_CPU_PCH_AUDIO,SDIO,SD
XC

023_CPU_PCH_PCIE,USB,SATA

024_CPU_PCH_CLOCK SIGNAL
S,RTC

025_CPU_PCH_SYS_POWER

026_CPU_PCH_POEWR,GND

027_CPU_PCH_POEWR,GND

028_PCH-SPI ROM,OTH,DEBUG

029. Silego_Green_CLK_Gen____

030_IT8995E-128/CX

031_KBC_KB,TP,KB-light

032_RST_Reset Circuit

033_RTL8402 (LAN+CR)

034_RTL8402_RJ45

035_****

036_AUD-ALC3251

037_AUD-HEADPHONE JACK

038_AMP_Speaker

039_

040

Global Search

015

017

018

020

021

022

023

024

025

026



027

Toggle FullScreen


Pre Page

Next Page

MoveTo

Figure 4-51. SKL U DDR4/-RS x8 Devices Memory Down V_{REF-CA} OverviewFigure 4-49. SKL U DDR4/-RS SODIMM V_{REF-CA} Overview

All Vref trace must be 20 mils width



Schematic Page List

Hide

018.DDR4_CA VOLTAGE
019_DDR4_****
020_CPU_PCH_CSI2,EMMC
021_CPU_PCH_CGPIIO, LPIO, MI
SC
022_CPU_PCH_AUDIO,SDIO,SD
XC

023_CPU_PCH_PCIE,USB,SATA
024_CPU_PCH_CLOCK SIGNAL
S,RTC
025_CPU_PCH_SYS_POWER
026_CPU_PCH_POEWR,GND
027_CPU_PCH_POEWR,GND
028_PCH-SPI ROM,OTH,DEBUG
029. Silego_Green_CLK_Gen____
030_IT8995E-128/CX
031_KBC_KB,TP,KB-light
032_RST_Reset Circuit
033_RTL8402 (LAN+CR)
034_RTL8402_RJ45
035_****
036_AUD-ALC3251
037_AUD-HEADPHONE JACK
038_AMP_Speaker
039_
040

Global Search

015

017

018

020

021

022

023

024

025

026


027

Toggle FullScreen

Pre Page

Next Page

MoveTo

www.teknisi-indonesia.com

BOM		Project Name	Rev
ASUS		X540UV/UA	R1.0
Title : CPU_PCH_CSI2,EMMC			
Size	Dept:	ASUSTek COMPUTER INC.	Engineer: NB2_EE2
Date: Thursday, September 01, 2016	Sheet	20	of 102

Schematic Page List

Hide

018_DDR4_CA VOLTAGE

019_DDR4_****

020_CPU_PCH_CSI2,EMMC

021_CPU_PCH_CGPI0, LPIO, MI
SC022_CPU_PCH_AUDIO,SDIO,SD
XC

023_CPU_PCH_PCIE,USB,SATA

024_CPU_PCH_CLOCK SIGNAL
S,RTC

025_CPU_PCH_SYS_POWER

026_CPU_PCH_POEWR,GND

027_CPU_PCH_POEWR,GND

028_PCH-SPI ROM,OTH,DEBUG

029_Silego_Green_CLK_Gen____

030_IT8995E-128/CX

031_KBC_KB,TP,KB-light

032_RST_Reset Circuit

033_RTL8402 (LAN+CR)

034_RTL8402_RJ45

035_****

036_AUD-ALC3251

037_AUD-HEADPHONE JACK

038_AMP_Speaker

039_

040

Global Search

015

017

018

020

021

022

023

024

025

026

027


Toggle FullScreen

Pre Page

Next Page

MoveTo

Main Board



Schematic Page List

Hide

018.DDR4_CA VOLTAGE

019_DDR4_****

020_CPU_PCH_CSI2,EMMC

021_CPU_PCH_CGPIO, LPIO, MI
SC022_CPU_PCH_AUDIO,SDIO,SD
XC

023_CPU_PCH_PCIE,USB,SATA

024_CPU_PCH_CLOCK SIGNAL
S,RTC

025_CPU_PCH_SYS_POWER

026_CPU_PCH_POEWR,GND

027_CPU_PCH_POEWR,GND

028_PCH-SPI ROM,OTH,DEBUG

029. Silego_Green_CLK_Gen____

030_IT8995E-128/CX

031_KBC_KB,TP,KB-light

032_RST_Reset Circuit

033_RTL8402 (LAN+CR)

034_RTL8402_RJ45

035_****

036_AUD-ALC3251

037_AUD-HEADPHONE JACK

038_AMP_Speaker

039_

040

Global Search

015

017

018

020

021

022

023

024

025

026





027

Toggle FullScreen

Pre Page

Next Page

MoveTo

www.teknisi-indonesia.com

Schematic Page List

Hide

018.DDR4_CA VOLTAGE

019_DDR4_****

020_CPU_PCH_CSI2,EMMC

021_CPU_PCH_CGPIIO, LPIO, MI
SC022_CPU_PCH_AUDIO,SDIO,SD
XC

023_CPU_PCH_PCIE,USB,SATA

024_CPU_PCH_CLOCK SIGNAL
S,RTC

025_CPU_PCH_SYS_POWER

026_CPU_PCH_POEWR,GND

027_CPU_PCH_POEWR,GND

028_PCH-SPI ROM,OTH,DEBUG

029. Silego_Green_CLK_Gen____

030_IT8995E-128/CX

031_KBC_KB,TP,KB-light

032_RST_Reset Circuit

033_RTL8402 (LAN+CR)

034_RTL8402_RJ45

035_****

036_AUD-ALC3251

037_AUD-HEADPHONE JACK

038_AMP_Speaker

039_

040

Global Search

015

017

018

020

021

022

023

024

025

026


027

Toggle FullScreen

Pre Page

Next Page

MoveTo



www.teknisi-indonesia.com

teknisi-indonesia

Schematic Page List

Hide

018_DDR4_CA VOLTAGE

019_DDR4_****

020_CPU_PCH_CSI2,EMMC

021_CPU_PCH_CGPIIO, LPIO, MI
SC022_CPU_PCH_AUDIO,SDIO,SD
XC

023_CPU_PCH_PCIE,USB,SATA

024_CPU_PCH_CLOCK SIGNAL
S,RTC

025_CPU_PCH_SYS_POWER

026_CPU_PCH_POEWR,GND

027_CPU_PCH_POEWR,GND

028_PCH-SPI ROM,OTH,DEBUG

029_Silego_Green_CLK_Gen____

030_IT8995E-128/CX

031_KBC_KB,TP,KB-light

032_RST_Reset Circuit

033_RTL8402 (LAN+CR)

034_RTL8402_RJ45

035_****

036_AUD-ALC3251

037_AUD-HEADPHONE JACK

038_AMP_Speaker

039_

040

Global Search

015

017

018

020

021

022

023

024

025

026


027

Toggle FullScreen

Pre Page

Next Page

MoveTo



Schematic Page List

Hide

018.DDR4_CA VOLTAGE
019_DDR4_****
020_CPU_PCH_CSI2,EMMC
021_CPU_PCH_CGPIO, LPIO, MI
SC
022_CPU_PCH_AUDIO,SDIO,SD
XC

023_CPU_PCH_PCIE,USB,SATA
024_CPU_PCH_CLOCK SIGNAL
S,RTC
025_CPU_PCH_SYS_POWER
026_CPU_PCH_POEWR,GND
027_CPU_PCH_POEWR,GND
028_PCH-SPI ROM,OTH,DEBUG
029. Silego_Green_CLK_Gen____
030_IT8995E-128/CX
031_KBC_KB,TP,KB-light
032_RST_Reset Circuit
033_RTL8402 (LAN+CR)
034_RTL8402_RJ45
035_****
036_AUD-ALC3251
037_AUD-HEADPHONE JACK
038_AMP_Speaker
039_
040

Global Search

015

017

018

020

021

022

023

024

025

026


027

Toggle FullScreen

Pre Page

Next Page

MoveTo



ASUS	Product Name	Page
ASUS	ASUS X540UV/UA	1 of 1
File:	CPU_PCH_SYS_POWER	
Page:	1	Engineer: NSD_EE2
Date:	2023-03-08 10:10:10	Sheet: 1 of 1

Schematic Page List

Hide

018_DDR4_CA VOLTAGE
019_DDR4_****
020_CPU_PCH_CSI2,EMMC
021_CPU_PCH_CGPIO, LPIO, MI
SC
022_CPU_PCH_AUDIO,SDIO,SD
XC

023_CPU_PCH_PCIE,USB,SATA
024_CPU_PCH_CLOCK SIGNAL
S,RTC
025_CPU_PCH_SYS_POWER
026_CPU_PCH_POEWR,GND
027_CPU_PCH_POEWR,GND
028_PCH-SPI ROM,OTH,DEBUG
029_Silego_Green_CLK_Gen____
030_IT8995E-128/CX
031_KBC_KB,TP,KB-light
032_RST_Reset Circuit
033_RTL8402 (LAN+CR)
034_RTL8402_RJ45
035_****
036_AUD-ALC3251
037_AUD-HEADPHONE JACK
038_AMP_Speaker
039_
040

Global Search

015

017

018

020

021

022

023

024

025

026


027

Toggle FullScreen

Pre Page

Next Page

MoveTo



ASUS		Project Name	X540UV/UA	Rev:	R1.0
Title :		CPU_PCH_POEWR,GND			
Drawn	Dept.:	ASUS/NA COMPUTER INC.		Engineer:	NB2_EE2
Date					

Schematic Page List

Hide

U18.DDR4_CA VOLTAGE

019_DDR4_****

020_CPU_PCH_CSI2,EMMC

021_CPU_PCH_CGPIIO, LPIO, MI
SC022_CPU_PCH_AUDIO,SDIO,SD
XC

023_CPU_PCH_PCIE,USB,SATA

024_CPU_PCH_CLOCK SIGNAL
S,RTC

025_CPU_PCH_SYS_POWER

026_CPU_PCH_POEWR,GND

027_CPU_PCH_POEWR,GND

028_PCH-SPI ROM,OTH,DEBUG

029. Silego_Green_CLK_Gen____

030_IT8995E-128/CX

031_KBC_KB,TP,KB-light

032_RST_Reset Circuit

033_RTL8402 (LAN+CR)

034_RTL8402_RJ45

035_****

036_AUD-ALC3251

037_AUD-HEADPHONE JACK

038_AMP_Speaker

039_

040

Global Search

015

017

018

020

021

022

023

024

025

026




027

Toggle FullScreen

Pre Page

Next Page

MoveTo



www.teknisi-indonesia.com

Rev		Rev	
ASUS		Project Name	
Title : CPU_PCH_POEWR.GND		R1.0	
Size	Dept.: ASUS&K COMPUTER INC.	Engineer:	NB2_EE2
Date: Thursday, September 01, 2016	Sheet	27	of 102

Schematic Page List

Hide

020_CPU_PCH_POEWR,GND
027_CPU_PCH_POEWR,GND
028_PCH-SPI ROM,OTH,DEBUG
029_Silego_Green_CLK_Gen____
030_IT8995E-128/CX
031_KBC_KB,TP,KB-light
032_RST_Reset Circuit
033_RTL8402 (LAN+CR)
034_RTL8402_RJ45
035_****
036_AUD-ALC3251
037_AUD-HEADPHONE JACK
038_AMP_Speaker
039_
040_
041_****
042_CARD READER CONNECTO
R
043_****
044_
045_eDP_LVDS
046_
047_eDP to VGA & CRT D-SUB
048_HDMI-type A
049_
050_FAN_Thermal Sensor

Global Search

028

029

030

031

032

033

034

036

037

038



042

Toggle FullScreen

Pre Page

Next Page

MoveTo



Hide

027_CPU_PCH_POEWR,GND
028_PCH-SPI ROM,OTH,DEBUG
029_Silego_Green_CLK_Gen____
030_IT8995E-128/CX
031_KBC_KB,TP,KB-light
032_RST_Reset Circuit
033_RTL8402 (LAN+CR)
034_RTL8402_RJ45
035_****
036_AUD-ALC3251
037_AUD-HEADPHONE JACK
038_AMP_Speaker
039_
040_
041_****
042_CARD READER CONNECTOR
043_****
044_
045_eDP_LVDS
046_
047_eDP to VGA & CRT D-SUB
048_HDMI-type A
049_
050_FAN_Thermal Sensor

Global Search

028

029

030

031

032

033

034

036

037

038


042

Toggle FullScreen

Pre Page

Next Page

MoveTo



Hide

027_CPU_PCH_POEWR,GND
028_PCH-SPI ROM,OTH,DEBUG
029_Silego_Green_CLK_Gen____
030_IT8995E-128/CX
031_KBC_KB,TP,KB-light
032_RST_Reset Circuit
033_RTL8402 (LAN+CR)
034_RTL8402_RJ45
035_****
036_AUD-ALC3251
037_AUD-HEADPHONE JACK
038_AMP_Speaker
039_
040_
041_****
042_CARD READER CONNECTOR
043_****
044_
045_eDP_LVDS
046_
047_eDP to VGA & CRT D-SUB
048_HDMI-type A
049_
050_FAN_Thermal Sensor

Global Search

028

029

030

031

032

033

034

036

037

038

042



Toggle FullScreen

Pre Page

Next Page




MoveTo

Internal Keyboard



Touch PAD X540LJ 2015/06/22

請將測點至於TOP面
R2.0 新增 Tim 20150820



Schematic Page List

Hide

020_CPU_PCH_POEWR,GND
027_CPU_PCH_POEWR,GND
028_PCH-SPI ROM,OTH,DEBUG
029_Silego_Green_CLK_Gen____
030_IT8995E-128/CX
031_KBC_KB,TP,KB-light
032_RST_Reset Circuit
033_RTL8402 (LAN+CR)
034_RTL8402_RJ45
035_****
036_AUD-ALC3251
037_AUD-HEADPHONE JACK
038_AMP_Speaker
039_
040_
041_****
042_CARD READER CONNECTO
R
043_****
044_
045_eDP_LVDS
046_
047_eDP to VGA & CRT D-SUB
048_HDMI-type A
049_
050_FAN_Thermal Sensor

Global Search

028

029

030

031

032

033

034

036

037

038

042


Toggle FullScreen

Pre Page


Next Page

MoveTo

Thermal Policy



battery embedded (press pwr_sw 10sec, then reset ec)



-Variant Name-

ASUS		Title : 32_RST_Reset Circuit	
ASUSTeK COMPUTER INC. N04		Engineer: NB2_EE2	
Size	Project Name	Rev	
B	X540UV/UA	R1.0	
Date: Thursday, September 01, 2016		Sheet	12 of 37

Hide

▲

The screenshot shows the ASUS BIOS 'Main' screen. The 'Title' field is highlighted in red and contains the text 'RTL8402 (LAN+CR)'. Other visible fields include 'Model' (ASUS/ASUS/ASUS), 'Date' (08/08/2010), 'Time' (10:00:00), and 'Version' (ASUS/ASUS/ASUS).

Symbol			Table 1. Power Management Interface
LANWAKE#	Q/D	23	Power Management Event: Open door, active low
ISOLATE#	I	32	Used to deactivate the PCI Express device's power gate and reference clocks
			Under the Active-low
			Used to deactivate the RTL640C from the PCI Express Bus. The RTL640C will respond to the ISOLATE# signal by deactivating LANWAKE# and will no longer respond to the PCI Express signal as long as the isolate is asserted

5.2. PCI Express Interface

Symbol			Type	Pin	Description
REFCLK_P	I	21	23	PCI Express Differential Reference Clock: 1000MHz ± 100ppm	
REFCLK_N	I	22	24	PCI Express Differential Reference Clock: 1000MHz ± 100ppm	
HSIOR	O	23	25	PCI Express Transceiver Differential Pair	
HSISN	O	24	26	PCI Express Transceiver Differential Pair	
HSNP	I	19	19	PCI Express Receiver Differential Pair	
HSINN	I	20	20	PCI Express Receiver Differential Pair	
PERSTB	I	30		When the PERSTB is asserted as power on state, the RTL640C is reset to a power on state and over-temperature protection is deactivated and configuration data is the source of the PERSTB signal	
CLKREQ#	O/D	29		Reference Clock Request signal. This signal is used to the RTL640C to request stalling of the PCI Express reference clock	

Symbol	Type	Pin No	Description
SCL/LED CR	O	35	SCL: Clock interface for TWSI EEPROM
SDA	IO	34	SDA: Data interface for TWSI EEPROM Refer to the reference schematic for strapping pin information. All strapping pins are power on latch pins.

Symbol	Type	Pin No	Description
MDIP0	IO	2	In MDIP mode, this pin acts as the BI_DA ⁺ pair, and in the transmit pin in 10Base-T and 100Base-TX.
MDIP1	IO	3	In MDIP mode, this pin acts as the BI_DB ⁺ pair, and in the receive pin in 10Base-T and 100Base-TX.
MDI0	IO	4	In MDIP mode, this pin acts as the BI_DB ⁻ pair, and in the receive pin in 10Base-T and 100Base-TX.
MDI1	IO	5	In MDIP mode, this pin acts as the BI_DA ⁻ pair, and in the transmit pin in 10Base-T and 100Base-TX.

Symbol	Type	Pin No	Description
CKXTAL1	I/O	43	Input of 250KHz Clock Reference
CKXTAL2	I/O	46	Output of 250KHz Clock Reference. Input of External Clock Source.

Symbol	Type	Pin No	Description
RSET	1	43	Reference. External resistor reference.

Symbol	Type	Pin No	Description
SC/L/ED_CR	O	35	See Section 6.2.5 Customizable LED Configuration, Page 11 for Details.
LED0	O	39	
LED1	O	37	

[illegible]

Symbol	Type	Pin No	Description
GPO	IO	38	General Purpose IO Pin (Used for Power Saving Feature).

DVDIO3	P	6, 31	Digital 3.3V Power Supply.
DVDIO10	P	34	Digital 1.05V Power Supply.
DVDIO16	P	18	LDO Regulator 1.05V Output
Core_VIO3	P	7	3.3V Power Rail Core
VDDIO318	P	26, 40	SD UHS Mode Power Supply
CTRLIO10	P	47	LDO Regulator 1.05V Output
AVDDIO3	P	1	Analog 3.3V Power Supply.
GND	P	25	Ground
GND	P	49	Ground (Exposed Pad).

WARNING: Absolute maximum ratings are limits beyond which permanent damage may be caused to the device, or device reliability will be affected. All voltages are specified reference to GND unless otherwise specified.

AVDD(3), CARD_V(3), DVDD(3)	Supply Voltage 1.3V	-0.3	3.6	V
AVDD(10), DVDD(10), CTRLIO_1	Supply Voltage 1.05V	-0.3	1.32	V
3.3V DC Input	Input Voltage	-0.3	3.6	V
3.3V DC Output	Output Voltage	-0.3	3.6	V
1.05V DC Input	Input Voltage	-0.3	1.32	V
1.05V DC Output	Output Voltage	-0.3	1.32	V
N/A	Storage Temperature	-55	+125	°C

Note: Refer to the most updated schematic circuit for correct configuration

Description	Plus	Minimum	Typical	Maximum	Unit
Supply Voltage VDD	AVDD13, CARD JV3, DVDVD33	3.34	3.3	3.46	V
	DVDVD10, DVDVD10, CTRL10	1.60	1.05	1.50	V
Ambient Operating Temperature T _A	-	0	-	70	°C
Maximum Junction Temperature	-	-	-	125	°C

Note: Refer to the most updated schematic circuit for correct configuration

[illegible]

Symbol	Parameter	Min	Max	Units
T_{PWRST}	Power Stable to PERST Inactive	100	-	ms
T_{REFCLK}	REFCLK Stable before PERST Inactive	100	-	ms
T_{PWRST}	PERST Active Time	100	-	ms
$T_{PWRSTDRD}$	PERST Rising Time Duration	30	-	ms
T_{PWRST}	Power Level Stable to PWRGD Inactive	-	500	ms

Figure 21. Power Sequence

Table 1. Power Sequence Parameter

1	1
NO	0

Figure 17. Auxiliary Signal Timing

Schematic Page List

Hide

020_CPU_PCH_POEWR,GND
027_CPU_PCH_POEWR,GND
028_PCH-SPI ROM,OTH,DEBUG
029_Silego_Green_CLK_Gen____
030_IT8995E-128/CX
031_KBC_KB,TP,KB-light
032_RST_Reset Circuit
033_RTL8402 (LAN+CR)
034_RTL8402_RJ45
035_****
036_AUD-ALC3251
037_AUD-HEADPHONE JACK
038_AMP_Speaker
039_
040_
041_****
042_CARD READER CONNECTO
R
043_****
044_
045_eDP_LVDS
046_
047_eDP to VGA & CRT D-SUB
048_HDMI-type A
049_
050_FAN_Thermal Sensor

Global Search

028

029

030

031

032

033

034

036

037

038



042

Toggle FullScreen

Pre Page

Next Page

MoveTo



RJ45連接腳位	傳輸訊號
1	Tx +
2	Tx -
3	Rx +
4	No Singal
5	No Singal
6	Rx -
7	No Singal
8	No Singal

Schematic Page List

Hide

020_CPU_PCH_POEWR,GND
027_CPU_PCH_POEWR,GND
028_PCH-SPI ROM,OTH,DEBUG
029_Silego_Green_CLK_Gen____
030_IT8995E-128/CX
031_KBC_KB,TP,KB-light
032_RST_Reset Circuit
033_RTL8402 (LAN+CR)
034_RTL8402_RJ45
035_****
036_AUD-ALC3251
037_AUD-HEADPHONE JACK
038_AMP_Speaker
039_
040_
041_****
042_CARD READER CONNECTO
R
043_****
044_
045_eDP_LVDS
046_
047_eDP to VGA & CRT D-SUB
048_HDMI-type A
049_
050_FAN_Thermal Sensor

Global Search

028

029

030

031

032

033

034

036

037

038


042

Toggle FullScreen

Pre Page

Next Page

MoveTo



ASUS		Project Name	036
X540UJ		036	036
Title : HED Board AUD-ALC3251			
Drawn	Checked	Engineer	EE
036	036	036	036

Schematic Page List

Hide

Global Search

028

029

030

031

032

033

034

036

037

038



042

Toggle FullScreen

Pre Page

Next Page

MoveTo



Schematic Page List

Hide

Global Search

028

029

030

031

032

033

034

036

037

038







042

Toggle FullScreen

Pre Page

Next Page

MoveTo



Schematic Page List

Hide

026_CPU_PCH_POEWR,GND
027_CPU_PCH_POEWR,GND
028_PCH-SPI ROM,OTH,DEBUG
029_Silego_Green_CLK_Gen____
030_IT8995E-128/CX
031_KBC_KB,TP,KB-light
032_RST_Reset Circuit
033_RTL8402 (LAN+CR)
034_RTL8402_RJ45
035_****
036_AUD-ALC3251
037_AUD-HEADPHONE JACK
038_AMP_Speaker
039_
040_
041_****
042_CARD READER CONNECTO
R
043_****
044_
045_eDP_LVDS
046_
047_eDP to VGA & CRT D-SUB
048_HDMI-type A
049_
050_FAN_Thermal Sensor

Global Search

028

029

030

031

032

033

034

036

037

038

042

Toggle FullScreen

Pre Page

Next Page

MoveTo

12023-00013700

SD CARD PIN DESIGN

Pin No.	Name	Description
1#	CD/DAT3	Card detect/Data I/O
2#	CMD	Command
3#	VSS1	Ground
4#	VDD	Power
5#	CLK	Clock
6#	VSS2	Ground
7#	DAT0	Data I/O
8#	DAT1	Data I/O
9#	DAT2	Data I/O

10-CARD DETECT PIN

11-WRITE PROTECT PIN

GROUND(SHELL)--COMMON PIN



WITHOUT CARD

CARD INSERTED
WRITE PROTECT-LOCKCARD INSERTED
WRITE PROTECT-UNLOCK

RTL8402-CD		CARD READER CONNECTOR SIDE	
SD_WP	LOCK:B UNLOCK:L	PIN 11	WRITE PROTECT PIN
SD_CD#	DETECT:L UNDETECT:FLOATING	PIN 10	CARD DETECT PIN

12023-00015500


Without card: CD/GND 状态为高阻 WP/CD状态 高阻
Insert card (unlock): CD/GND 短路 WP/CD短路
Insert card (lock): CD/GND 短路 WP/CD高阻

R1.1

Removed Q0501 and RN0501 for J0501 SDWP/SDCD signal reverse circuit

R2.1

移除S10501改上R0501



BOM

ASUS X540UV/UA		Rev:
Title: CARD READER CONNECTOR		Rev:
Doc:	Dept: ASUSNA COMPUTER INC.	Engineer: NB2_EE2
Date: Thursday, September 01, 2016	Draw: A2	of 102

Schematic Page List

Hide

038_AMP_Speaker
039_
040_
041_****
042_CARD READER CONNECTO
R
043_****
044_
045_eDP_LVDS
046_
047_eDP to VGA & CRT D-SUB
048_HDMI-type A
049_
050_FAN_Thermal Sensor
051_
052_USB 3.0 + 2.0 CONN.
053_MINICARD(WLAN)
054_
055_USB 3.1 MB Type-C
056_***
057_DSG_Discharge
058_PRO_Protect
059_Power & WIFI & CAP LED&LI
D
060_DC_DC & BAT IN

Global Search

047

045






Toggle FullScreen

Pre Page




Next Page

MoveTo

eDP (LVDS) Panel



www.teknisi-indonesia.com



ASUS		Project Name	Rev
Title :		X540UV/UA	R1.0
Dept. :		LCD Panel_CMOS_DMIC	
Date :		ASUSTek COMPUTER, INC. Engineer: NB2_EE2	
Date :		Thursday, September 01, 2016	Sheet 45 of 102

Schematic Page List

Hide

038_AMP_Speaker
039_
040_
041_****
042_CARD READER CONNECTO
R
043_****
044_
045_eDP_LVDS
046_
047_eDP to VGA & CRT D-SUB
048_HDMI-type A
049_
050_FAN_Thermal Sensor
051_
052_USB 3.0 + 2.0 CONN.
053_MINICARD(WLAN)
054_
055_USB 3.1 MB Type-C
056_***
057_DSG_Discharge
058_PRO_Protect
059_Power & WIFI & CAP LED&LI
D
060_DC_DC & BAT IN

Global Search

047

045

Toggle FullScreen


Pre Page

Next Page

MoveTo

eDP to VGA

CRT D-SUB



Schematic Page List

Hide

U44_
045_eDP_LVDS
046_
047_eDP to VGA & CRT D-SUB
048_HDMI-type A
049_
050_FAN_Thermal Sensor
051_
052_USB 3.0 + 2.0 CONN.
053_MINICARD(WLAN)
054_
055_USB 3.1 MB Type-C
056_***
057_DSG_Discharge
058_PRO_Protect
059_Power & WIFI & CAP LED&LI
D
060_DC_DC & BAT IN
061_****
062_
063_
064_
065_ME_Conn & Skew Hole
066_
067_***
068 B to B connector HDD ODD

Global Search

068

065

060

059

058

057

055

053

052

050

048

Toggle FullScreen

Pre Page




Next Page

MoveTo

HDMI type-A

Close to CONNECTOR

Sheet 028 (4/8)



ASUS	Model Name	ASUS X540UV/UA
TYPE :	HDMI-type D	
Drawn :	ASUS X540UV/UA	Engineer: NGL_EE2
Date: 2016/02/16	Sheet: 028	of 028

Hide

U44_
045_eDP_LVDS
046_
047_eDP to VGA & CRT D-SUB
048_HDMI-type A
049_
050_FAN_Thermal Sensor
051_
052_USB 3.0 + 2.0 CONN.
053_MINICARD(WLAN)
054_
055_USB 3.1 MB Type-C
056_***
057_DSG_Discharge
058_PRO_Protect
059_Power & WIFI & CAP LED&LI
D
060_DC_DC & BAT IN
061_****
062_
063_
064_
065_ME_Conn & Skew Hole
066_
067_***
068 B to B connector HDD ODD

068

065

060

059

058

057

055

053

052

050

048


Pre Page

Next Page

MoveTo

The schematic diagram shows the U5001 module connected to the CPU_THERM sensor. The U5001 module is a small black component with pins labeled 1 through 5. Pin 1 is connected to SMB1_CLK_S (pin 28 of the CPU_THERM). Pin 2 is connected to SMB1_CLK_S (pin 28 of the CPU_THERM). Pin 3 is connected to SMB1_DAT_S (pin 29 of the CPU_THERM). Pin 4 is connected to SMB1_DAT_S (pin 29 of the CPU_THERM). Pin 5 is connected to SMB1_DAT_S (pin 29 of the CPU_THERM). The U5001 module also has internal connections to +3V5, GND, and a 10K pull-up resistor.

www.teknisi-indonesia.com



請將測點至於TOP面
R2.0 新增 Tim 20150820

NCT7717U I2C/SMBus address is 1001000xb (x is R/W bit).

5.6 ALERT# point hardware power-on setting (TBD)

The default value could be set after power up 100ms by different pull-up resistor of ALERT# pin :

PULL-UP RESISTOR		TEMPERATURE (°C)
ALERT	2KΩ	75
	7.5KΩ	90
	10.5KΩ	100
	14KΩ	105
	18.7KΩ	110

Route CPU_THRM_DA , CPU_THRM_DC and on the same layer

```

-----OTHER SIGNALS
10 mils
=====GND
=====H_THERMDA(10 mils)
10 mils
=====H_THERMDC(10 mils)
10 mils
=====GND
10 mils
-----OTHER SIGNALS
Avoid FSB Power

```

Variant Names:



Schematic Page List

Hide

U44_
045_eDP_LVDS
046_
047_eDP to VGA & CRT D-SUB
048_HDMI-type A
049_
050_FAN_Thermal Sensor
051_
052_USB 3.0 + 2.0 CONN.
053_MINICARD(WLAN)
054_
055_USB 3.1 MB Type-C
056_***
057_DSG_Discharge
058_PRO_Protect
059_Power & WIFI & CAP LED&LI
D
060_DC_DC & BAT IN
061_****
062_
063_
064_
065_ME_Conn & Skew Hole
066_
067_***
068 B to B connector HDD ODD

Global Search

068

065

060

059

058

057

055

053

052

050

048


Toggle FullScreen

Pre Page


Next Page

MoveTo

USB3.0_Port 0



USB3.0 ESD-Protection




USB3.0_Port 1

X5400J D8L

www.teknisi-indonesia.com

USB3.0 port 0 Power SW For Power Protect




USB2.0_Port 3

X5412D1



USB 2.0 ESD-Protection



Hide

- U44_
045_eDP_LVDS
046_
047_eDP to VGA & CRT D-SUB
048_HDMI-type A
049_
050_FAN_Thermal Sensor
051_
052_USB 3.0 + 2.0 CONN.
053_MINICARD(WLAN)
054_
055_USB 3.1 MB Type-C
056_***
057_DSG_Discharge
058_PRO_Protect
059_Power & WIFI & CAP LED&LI
D
060_DC_DC & BAT IN
061_****
062_
063_
064_
065_ME_Conn & Skew Hole
066_
067_***
068 B to B connector HDD ODD

Global Search

068

065

060

059

058

057

055

053

052

050


048

Toggle FullScreen

Pre Page

Next Page

MoveTo



Schematic Page List

Hide

U44_
045_eDP_LVDS
046_
047_eDP to VGA & CRT D-SUB
048_HDMI-type A
049_
050_FAN_Thermal Sensor
051_
052_USB 3.0 + 2.0 CONN.
053_MINICARD(WLAN)
054_
055_USB 3.1 MB Type-C
056_***
057_DSG_Discharge
058_PRO_Protect
059_Power & WIFI & CAP LED&LI
D
060_DC_DC & BAT IN
061_****
062_
063_
064_
065_ME_Conn & Skew Hole
066_
067_***
068 B to B connector HDD ODD

Global Search

068

065

060

059

058

057

055

053

052

050

048


Toggle FullScreen

Pre Page


Next Page

MoveTo

From PCH



From ASM1142 USB3.1

www.teknisi-indonesia.com

ASUS		Project Name	Rev
X540UV/UA			Rev. 1
Title :		USB 3.1 MB Type-C	
Dept.:	ASUS/NA COMPUTER INC.	Engineer:	NBS_EE2
Date:	Thursday, September 01, 2016	Sheet	55 of 102

Schematic Page List

Hide

U44_
045_eDP_LVDS
046_
047_eDP to VGA & CRT D-SUB
048_HDMI-type A
049_
050_FAN_Thermal Sensor
051_
052_USB 3.0 + 2.0 CONN.
053_MINICARD(WLAN)
054_
055_USB 3.1 MB Type-C
056_***
057_DSG_Discharge
058_PRO_Protect
059_Power & WIFI & CAP LED&LI
D
060_DC_DC & BAT IN
061_****
062_
063_
064_
065_ME_Conn & Skew Hole
066_
067_***
068 B to B connector HDD ODD

Global Search

068

065

060

059

058

057

055

053

052

050

048




Toggle FullScreen

Pre Page

Next Page

MoveTo

Main Board

www.teknisi-indonesia.com

ASUS

		Project Name	X540UV/UA	Rev.	Rev.0
Title :		DSG_Discharge			
2018	Dept.	ASUS/SAK COMPUTER INC.		Engineer:	NBS_EE2
C					
Date:	Thursday, September 01, 2018	Sheet	37	of	102

Hide

U44_
045_eDP_LVDS
046_
047_eDP to VGA & CRT D-SUB
048_HDMI-type A
049_
050_FAN_Thermal Sensor
051_
052_USB 3.0 + 2.0 CONN.
053_MINICARD(WLAN)
054_
055_USB 3.1 MB Type-C
056_***
057_DSG_Discharge
058_PRO_Protect
059_Power & WIFI & CAP LED&L
D
060_DC_DC & BAT IN
061_****
062_
063_
064_
065_ME_Conn & Skew Hole
066_
067_***
068 B to B connector HDD ODD

068

065

060

059

058

057

055

053

052

050


048

Toggle FullScreen


Pre Page

Next Page

MoveTo



www.teknisi-indonesia.com



Schematic Page List

Hide

U44_
045_eDP_LVDS
046_
047_eDP to VGA & CRT D-SUB
048_HDMI-type A
049_
050_FAN_Thermal Sensor
051_
052_USB 3.0 + 2.0 CONN.
053_MINICARD(WLAN)
054_
055_USB 3.1 MB Type-C
056_***
057_DSG_Discharge
058_PRO_Protect
059_Power & WIFI & CAP LED&LI
D
060_DC_DC & BAT IN
061_****
062_
063_
064_
065_ME_Conn & Skew Hole
066_
067_***
068 B to B connector HDD ODD

Global Search

068

065

060

059

058

057

055

053

052

050

048


Toggle FullScreen

Pre Page

Next Page

MoveTo



POWER LED



WIRELESS/ BT LED

CAP Lock LED

www.teknisi-indonesia.com

LED indicator
Charger LED

ASUS		Title : NB_Power & WIFI & CAP LED	
ASUSTeK COMPUTER INC. NB		Engineer: NB3_EE2	
Size	Project Name	Rev	
6	XS40LJ&LA	Rev 0	
Date: Thursday, September 01, 2016		Printed	50 of 50

Hide

U44_
045_eDP_LVDS
046_
047_eDP to VGA & CRT D-SUB
048_HDMI-type A
049_
050_FAN_Thermal Sensor
051_
052_USB 3.0 + 2.0 CONN.
053_MINICARD(WLAN)
054_
055_USB 3.1 MB Type-C
056_***
057_DSG_Discharge
058_PRO_Protect
059_Power & WIFI & CAP LED&LI
D
060_DC_DC & BAT IN
061_****
062_
063_
064_
065_ME_Conn & Skew Hole
066_
067_***
068 B to B connector HDD ODD

068

065

060

059

058

057

055

053

052


050

048


Pre Page

Next Page

MoveTo



Battery Connector



Pin define should be checked after battery team confirm

Pin Seq.	Name	Description	Remark
1	P+	Battery pack positive terminal	Output voltage
2	P+	Battery pack positive terminal	Output voltage
3	LDO 3.3V		
4	EN#	External charge & discharge Mosfet control pin.	SYSTEM Connection to GND for charge & discharge
5	SMBC	Serial clock input	SMBC
6	SMBD	Serial data input	SMBD
7	BAT_IN#	EC detect battery_in pin	PACK inside 0 Ω connect to GND
8	P-	Battery pack negative terminal.	GND
9	P-	Battery pack negative terminal.	GND

<Variant Name>



Hide

▲

068

065

060

059

058

057

055

053

052

050

048


Pre Page

Next Page

MoveTo



www.teknisi-indonesia.com



Schematic Page List

Hide

U44_
045_eDP_LVDS
046_
047_eDP to VGA & CRT D-SUB
048_HDMI-type A
049_
050_FAN_Thermal Sensor
051_
052_USB 3.0 + 2.0 CONN.
053_MINICARD(WLAN)
054_
055_USB 3.1 MB Type-C
056_***
057_DSG_Discharge
058_PRO_Protect
059_Power & WIFI & CAP LED&LI
D
060_DC_DC & BAT IN
061_****
062_
063_
064_
065_ME_Conn & Skew Hole
066_
067_***
068 B to B connector HDD ODD

Global Search

068

065

060

059

058

057

055

053

052

050

048

Toggle FullScreen

Pre Page


Next Page

MoveTo


MB to HDD_B

20150520 X540UJ

MB端 (MB to HDD_B)



www.teknisi-indonesia.com



BCM	Project Name	Rev
ASUS	X540UV/UA	B1.0
Title : B to B CONNECTOR		
Size	Dept: ASUS/TAI COMPUTER INC.	Engineer: NB2_EE2
Date: Thursday, September 01, 2016	Sheet	06 of 09

Schematic Page List

Hide

Global Search

081

080

077

076

075

074

073

072

071

070

069

Toggle FullScreen

Pre Page

Next Page

MoveTo

066_

067_***

068_B to B connector_HDD_ODD

069_EMI

070_VGA_nVIDIA_N16V/S_PCIE

071_VGA_nVIDIA_N16V/S_FB-IF

072_VGA_nVIDIA_N16V/S_FB-DD
R3

073_VGA_nVIDIA_N16V/S_VDD

074_VGA_nVIDIA_N16V/S_DISPL
AY

075_VGA_nVIDIA_N16V/S_ROM,
XTAL

076_VGA_nVIDIA_N16V/S_GPIO

077_VGA_nVIDIA_N16V/S_POWE
R

078_VGA_****

079_VGA_****

080_PW_SKYLAKE-U (1)

081_PW_SKYLAKE-U (2)

082_PW_***


083_PW_+1.0VSUS/+1.8VSUS

084_PW_

085_PW_***

086_PW_+1.2V/+VTT/+2.5V

087_PW_+3VADSW/+5VSUS



Schematic Page List

Hide

066_
067_***
068_B to B connector_HDD_ODD
069_EMI
070_VGA_nVIDIA_N16V/S_PCIE
071_VGA_nVIDIA_N16V/S_FB-IF
072_VGA_nVIDIA_N16V/S_FB-DD
R3
073_VGA_nVIDIA_N16V/S_VDD
074_VGA_nVIDIA_N16V/S_DISPL
AY
075_VGA_nVIDIA_N16V/S_ROM,
XTAL
076_VGA_nVIDIA_N16V/S_GPIO
077_VGA_nVIDIA_N16V/S_POWE
R
078_VGA_****
079_VGA_****
080_PW_SKYLAKE-U (1)
081_PW_SKYLAKE-U (2)
082_PW_***
083_PW_+1.0VSUS/+1.8VSUS
084_PW_
085_PW_***
086_PW_+1.2V/+VTT/+2.5V
087_PW_+3VADSW/+5VSUS

Global Search

081

080

077

076

075

074

073

072

071

070


069

Toggle FullScreen

Pre Page

Next Page

MoveTo



Hide

066_
067_***
068_B to B connector_HDD_ODD
069_EMI
070_VGA_nVIDIA_N16V/S_PCIE
071_VGA_nVIDIA_N16V/S_FB-IF
072_VGA_nVIDIA_N16V/S_FB-DD
R3
073_VGA_nVIDIA_N16V/S_VDD
074_VGA_nVIDIA_N16V/S_DISPLAY
075_VGA_nVIDIA_N16V/S_ROM,
XTAL
076_VGA_nVIDIA_N16V/S_GPIO
077_VGA_nVIDIA_N16V/S_POWER
R
078_VGA_****
079_VGA_****
080_PW_SKYLAKE-U (1)
081_PW_SKYLAKE-U (2)
082_PW_***
083_PW_+1.0VSUS/+1.8VSUS
084_PW_
085_PW_***
086_PW_+1.2V/+VTT/+2.5V
087_PW_+3VADSW/+5VSUS

Global Search

081

080

077

076

075

074

073

072

071

070


069

Toggle FullScreen

Pre Page

Next Page

MoveTo



BOM Mount: 02004-00300400

Table 6-3. Mode D Command Mapping

WiFi DCC Mode D	Data Bits [31:0]	Data Bits [63:32]
FBx_CM00	CSQ	
FBx_CM01	000	
FBx_CM02	000	
FBx_CM03	016	
FBx_CM04	016	214
FBx_CM05	RST	RST
FBx_CM06	A9	A9
FBx_CM07	A7	A7
FBx_CM08	A2	A2
FBx_CM09	A0	A0
FBx_CM10	A8	A8
FBx_CM11	A1	A1
FBx_CM12	B40	B40
FBx_CM13	WE	WE
FBx_CM14	15	15
FBx_CM15	C45	C45
FBx_CM16	CSQ	
FBx_CM17		


N16x DDR3 Mode D	Data Bits [31:0]	Data Bits [63:32]
------------------	------------------	-------------------

FbX_Cd018		ODT
FbX_Cd019		CKE
FbX_Cd020	A13	A13
FbX_Cd021	A8	A8
FbX_Cd022	A5	A5
FbX_Cd023	A11	A11
FbX_Cd024	A5	A5
FbX_Cd025	A3	A3
FbX_Cd026	BA2	BA2
FbX_Cd027	BA1	BA1
FbX_Cd028	A12	A12
FbX_Cd029	A10	A10
FbX_Cd030	RA5 ⁺	RA5 ⁺
FbX_Cd031		
FbX_Cd032		
FbX_Cd033 ¹		
FbX_Cd034	DB60 ¹	
FbX_Cd035	DB60 ¹	

1. Not available in G82-64 and G82B-64 packages.
2. GPU debug pins; not connected to DRAM. See section 6.1.11.

Note:

- GB2-64 32-bit implementation will use channel 1 data bits [63:32]. Unused channel 0 data bits [31:0] can be left unconnected.
- For 32-bit implementation on GB2-64, please inform account AE for VBIOS support.



Schematic Page List

Hide

066_
067_***
068_B to B connector_HDD_ODD
069_EMI
070_VGA_nVIDIA_N16V/S_PCIE
071_VGA_nVIDIA_N16V/S_FB-IF
072_VGA_nVIDIA_N16V/S_FB-DD
R3
073_VGA_nVIDIA_N16V/S_VDD
074_VGA_nVIDIA_N16V/S_DISPL
AY
075_VGA_nVIDIA_N16V/S_ROM,
XTAL
076_VGA_nVIDIA_N16V/S_GPIO
077_VGA_nVIDIA_N16V/S_POWE
R
078_VGA_****
079_VGA_****
080_PW_SKYLAKE-U (1)
081_PW_SKYLAKE-U (2)
082_PW_***
083_PW_+1.0VSUS/+1.8VSUS
084_PW_
085_PW_***
086_PW_+1.2V/+VTT/+2.5V
087_PW_+3VADSW/+5VSUS

Global Search

081

080

077

076

075

074

073

072

071

070


069

Toggle FullScreen

Pre Page

Next Page

MoveTo

www.teknisi-indonesia.com

Schematic Page List

Hide

066_
067_***
068_B to B connector_HDD_ODD
069_EMI
070_VGA_nVIDIA_N16V/S_PCIE
071_VGA_nVIDIA_N16V/S_FB-IF
072_VGA_nVIDIA_N16V/S_FB-DD
R3
073_VGA_nVIDIA_N16V/S_VDD
074_VGA_nVIDIA_N16V/S_DISPL
AY
075_VGA_nVIDIA_N16V/S_ROM,
XTAL
076_VGA_nVIDIA_N16V/S_GPIO
077_VGA_nVIDIA_N16V/S_POWE
R
078_VGA_****
079_VGA_****
080_PW_SKYLAKE-U (1)
081_PW_SKYLAKE-U (2)
082_PW_***
083_PW_+1.0VSUS/+1.8VSUS
084_PW_
085_PW_***
086_PW_+1.2V/+VTT/+2.5V
087_PW_+3VADSW/+5VSUS

Global Search

081

080

077

076

075

074

073

072

071

070


069

Toggle FullScreen

Pre Page

Next Page

MoveTo

www.teknisi-indonesia.com

Hide


087_PW_+3VADSW/+5VSUS

069

MoveTo

	Size	Part Number			Strap	ROM_Si
VRAM	128x16b (2Gb)	03007-00030400	gDDR3 128M*16 1.35V FBGA-96	MICRON/MT4J128M16JT-093G-K	0xA	1010 PJ 15K Ohm
		03007-00021100	gDDR3 256M*16-1.35V FBGA96	HYNIX/HSTC46G3CFR-N0C	0x2	0010 PD 15K Ohm
	256x16b (4Gb)	03007-00021100	gDDR3 256M*16 1.35V FBGA96	MICRON/MT4J1256M16LY-091G-N	0x6	0110 PD 34K Ohm


100



Xtal

The screenshot shows a circuit simulation interface. The main window displays a schematic diagram of a power supply circuit. The circuit components include a transformer (T1), a bridge rectifier (D1, D2, D3, D4), a filter capacitor (C1), and a load resistor (R1). The simulation results are displayed in a table on the right side of the screen. The table has two columns: 'Time' and 'Value'. The 'Time' column shows values from 0 to 1000000. The 'Value' column shows the corresponding values for each component. The table is titled 'Simulation Results'.

Time	Value
0	0.000000
1000000	0.000000
2000000	0.000000
3000000	0.000000
4000000	0.000000
5000000	0.000000
6000000	0.000000
7000000	0.000000
8000000	0.000000
9000000	0.000000
10000000	0.000000



Schematic Page List

Hide

066_
067_***
068_B to B connector_HDD_ODD
069_EMI
070_VGA_nVIDIA_N16V/S_PCIE
071_VGA_nVIDIA_N16V/S_FB-IF
072_VGA_nVIDIA_N16V/S_FB-DD
R3
073_VGA_nVIDIA_N16V/S_VDD
074_VGA_nVIDIA_N16V/S_DISPL
AY
075_VGA_nVIDIA_N16V/S_ROM,
XTAL
076_VGA_nVIDIA_N16V/S_GPIO
077_VGA_nVIDIA_N16V/S_POWE
R
078_VGA_****
079_VGA_***
080_PW_SKYLAKE-U (1)
081_PW_SKYLAKE-U (2)
082_PW_***
083_PW_+1.0VSUS/+1.8VSUS
084_PW_
085_PW_***
086_PW_+1.2V/+VTT/+2.5V
087_PW_+3VADSW/+5VSUS

Global Search

081

080

077

076

075

074

073

072

071

070

069

Toggle FullScreen

Pre Page


Next Page

MoveTo


Table 12-1. GB2B-64 and GB4B-128 GPIO Description

Pin Name	Normal Function	VD	Functional Description	Recommended Default Pull-up or Pull-down
GPIO0	FB_CLAMP_AONH	I	FB Clamp monitor for GC6 1.0	10K pull-down to GND
GC6_FB_EH	O		FB Enable for GC6 2.0	10K pull-down to GND
GPIO1	MEM_VDD_CTL	O	Memory VDD VDD	10K pull-up to +3V3_AONH
GPIO2	LCD_BL_PWM	O	Panel Backlight PWM Brightness Control	100K pull-down
GPIO3	LCD_VCC	O	Panel Power Enable	LCD_VCC: 100K pull-down
GPIO4	LCD_BLEN	O	Panel Backlight Enable	100K pull-down
GPIO5	3V3_AONH_EH	O	GPIO power toggling	10K pull-up to 3V3_AONH
GPIO6	FB_CLAMP_VGL_REQ	O	Clamp/Unclamp request for GC6 1.0	10K pull-up to system 3.3V
GPIO_EVENTH	I		GPIO status signal for GC6 2.0	10K pull-up to 3V3_AONH
GPIO7	3DVision	O	3D Vision L/R signal	100K pull-down
GPIO8	3V3_PCIE_RST_AONH	I	System side PCIe reset monitor	10K pull-up to 3V3_AONH
GPIO9	ALERT	I/O	Active Low Thermal Alert	10K pull-up to 3V3_AONH
GPIO10	MEM_VREF_CTL	O	Memory VREF Control	100K pull-down
GPIO11	PWML_VDD	O	GPU Core VDD PWM control signal	100K pull-down
GPIO12	PWR_LEVEL	I	AC power detect or power supply over/under input	100K pull-up to 3V3_AONH
GPIO13	PSI	O	Phase Shedding	10K pull-up to 3V3_AONH
GPIO14	HPD_A	I	Hot Plug Detect for HPD used as DisplayPort or for HPD when used as Dual Link DVI	See Figure 12-1
GPIO15	HPD_C	I	Hot Plug Detect for HPD	See Figure 12-1
GPIO16	RESERVED			See Figure 12-1
GPIO17	HPD_D	I	Hot Plug Detect for HPD	See Figure 12-1
GPIO18	HPD_E	I	Hot Plug Detect for HPD	See Figure 12-1
GPIO19	HPD_F or HPD_B	I	Hot Plug Detect for HPD or for HPD when used as DisplayPort	See Figure 12-1
GPIO20	Reserved			
GPIO21	GPU_PCIE_RST_HOLDH	O	GPU PCIe self reset control	10K pull-up to 3V3_AONH
OVERT	OVERT	O	Active Low Thermal Catastrophic Over Temperature	10K pull-up to 3V3_AONH

www.teknisi-indonesia.com



GPIO



teknisi-indonesia

Schematic Page List

Hide

066_
067_***
068_B to B connector_HDD_ODD
069_EMI
070_VGA_nVIDIA_N16V/S_PCIE
071_VGA_nVIDIA_N16V/S_FB-IF
072_VGA_nVIDIA_N16V/S_FB-DD
R3
073_VGA_nVIDIA_N16V/S_VDD
074_VGA_nVIDIA_N16V/S_DISPL
AY
075_VGA_nVIDIA_N16V/S_ROM,
XTAL
076_VGA_nVIDIA_N16V/S_GPIO
077_VGA_nVIDIA_N16V/S_POWE
R
078_VGA_****
079_VGA_****
080_PW_SKYLAKE-U (1)
081_PW_SKYLAKE-U (2)
082_PW_***
083_PW_+1.0VSUS/+1.8VSUS
084_PW_
085_PW_***
086_PW_+1.2V/+VTT/+2.5V
087_PW_+3VADSW/+5VSUS

Global Search

081

080

077

076

075

074

073

072

071

070

069

Toggle FullScreen

Pre Page

Next Page

MoveTo









Figure 3-7. Example of Power-Up Sequencing Order

dGPU IO Power Sequence

	stuff unstuff	
Normal R	703/28	
06 20 R77	07/30 07702 R7703/28	



dGPU Core Power Sequence



ASUS	Project Name	X540UV/UA
Title	X540UV/UA	
Doc	Engineer	MBL_002

Hide

066_
067_***
068_B to B connector_HDD_ODD
069_EMI
070_VGA_nVIDIA_N16V/S_PCIE
071_VGA_nVIDIA_N16V/S_FB-IF
072_VGA_nVIDIA_N16V/S_FB-DD
R3
073_VGA_nVIDIA_N16V/S_VDD
074_VGA_nVIDIA_N16V/S_DISPL
AY
075_VGA_nVIDIA_N16V/S_ROM,
XTAL
076_VGA_nVIDIA_N16V/S_GPIO
077_VGA_nVIDIA_N16V/S_POWE
R
078_VGA_****
079_VGA_****
080_PW_SKYLAKE-U (1)
081_PW_SKYLAKE-U (2)
082_PW_***
083_PW_+1.0VSUS/+1.8VSUS
084_PW_
085_PW_***
086_PW_+1.2V/+VTT/+2.5V
087_PW_+3VADSW/+5VSUS

081

080

077

076

075

074

073

072

071

070

069


Toggle FullScreen

Pre Page

Next Page

MoveTo

Skylake IMVP8 (1) Power [For CPU]



Hide

- 066_
067_***
068_B to B connector_HDD_ODD
069_EMI
070_VGA_nVIDIA_N16V/S_PCIE
071_VGA_nVIDIA_N16V/S_FB-IF
072_VGA_nVIDIA_N16V/S_FB-DD
R3
073_VGA_nVIDIA_N16V/S_VDD
074_VGA_nVIDIA_N16V/S_DISPL
AY
075_VGA_nVIDIA_N16V/S_ROM,
XTAL
076_VGA_nVIDIA_N16V/S_GPIO
077_VGA_nVIDIA_N16V/S_POWE
R
078_VGA_****
079_VGA_****
080_PW_SKYLAKE-U (1)
081_PW_SKYLAKE-U (2)
082_PW_***
083_PW_+1.0VSUS/+1.8VSUS
084_PW_
085_PW_***
086_PW_+1.2V/+VTT/+2.5V
087_PW_+3VADSW/+5VSUS

Global Search

081

080

077

076

075

074

073

072

071

070

069


Toggle FullScreen

Pre Page

Next Page

MoveTo

Skylake IMVP8 Power (2) [For CPU]



Schematic Page List

Hide

R

078_VGA_****

079_VGA_****

080_PW_SKYLAKE-U (1)

081_PW_SKYLAKE-U (2)

082_PW_***

083_PW_+1.0VSUS/+1.8VSUS

084_PW_

085_PW_***

086_PW_+1.2V/+VTT/+2.5V

087_PW_+3VADSW/+5VSUS

088_PW_LOAD SWITCH

089_PW_CHARGER

090_PW_PROTECTION

091_PW_+NVVDD (1)

092_PW_***

093_PW_+FBVDDQ

094_PW_***

095_PW_***

096_PW_***

097_PW_

098_PW_***

099_PW_FLOW CHART

100_Power On Timing--AC mode

101_Power On Timing--DC mode

Global Search

101

100

099

093

091

090

089

088

087

086



083

Toggle FullScreen

Pre Page

Next Page

MoveTo



ASUS	
Title : PW_+1.0VSUS/+1.8VSUS	
Dept. : Hardware	Engineer : SS
Date : 2014/08/20	

Schematic Page List

Hide

R

078_VGA_****

079_VGA_****

080_PW_SKYLAKE-U (1)

081_PW_SKYLAKE-U (2)

082_PW_***

083_PW_+1.0VSUS/+1.8VSUS

084_PW_

085_PW_***

086_PW_+1.2V/+VTT/+2.5V

087_PW_+3VADSW/+5VSUS

088_PW_LOAD SWITCH

089_PW_CHARGER

090_PW_PROTECTION

091_PW_+NVVDD (1)

092_PW_***

093_PW_+FBVDDQ

094_PW_***

095_PW_***

096_PW_***

097_PW_

098_PW_***

099_PW_FLOW CHART

100_Power On Timing--AC mode

101_Power On Timing--DC mode

Global Search

101

100

099

093

091

090

089

088

087

086


083

Toggle FullScreen

Pre Page

Next Page

MoveTo



Schematic Page List

Hide

R

078_VGA_****

079_VGA_****

080_PW_SKYLAKE-U (1)

081_PW_SKYLAKE-U (2)

082_PW_***

083_PW_+1.0VSUS/+1.8VSUS

084_PW_

085_PW_***

086_PW_+1.2V/+VTT/+2.5V

087_PW_+3VADSW/+5VSUS

088_PW_LOAD SWITCH

089_PW_CHARGER

090_PW_PROTECTION

091_PW_+NVVDD (1)

092_PW_***

093_PW_+FBVDDQ

094_PW_***

095_PW_***

096_PW_***

097_PW_

098_PW_***

099_PW_FLOW CHART

100_Power On Timing--AC mode

101_Power On Timing--DC mode

Global Search

101

100

099

093

091

090

089

088

087

086


083

Toggle FullScreen

Pre Page

Next Page

MoveTo



	S0	S5	S3	S3x	S4	S5	S4 with USB Charger
PS_ON	1	-	1	-	1	-	1
WADIR_ON	1	-	1	-	1	-	1
IVUS_ON	1	-	1	-	0	-	0
IVUS_ON	1	-	1	-	1	-	1
1.2V_ON	1	-	1	-	0	-	0
SUSC_EC9	1	-	1	-	0	-	0
SUSC_EC9	1	-	0	-	0	-	0

	S0	C0	S1	D0	S4	S5	S4 with USB Charge*
PS_ON	1	-	-	1	0	0	1
WANDWR_ON	1	-	-	1	0	0	0
V0VSUS_ON	1	-	-	0	0	0	0
V3VSUS_ON	1	-	-	1	0	0	1
1.35V_ON	1	-	-	1	0	0	0
W0WC_SCF	1	-	-	0	0	0	0
SUS0_SCF	1	-	-	0	0	0	0



Hide

R

078_VGA_****

079_VGA_****

080_PW_SKYLAKE-U (1)

081_PW_SKYLAKE-U (2)

082_PW_***

083_PW_+1.0VSUS/+1.8VSUS

084_PW_

085_PW_***

086_PW_+1.2V/+VTT/+2.5V

087_PW_+3VADSW/+5VSUS

088_PW_LOAD SWITCH

089_PW_CHARGER

090_PW_PROTECTION

091_PW_+NVVDD (1)

092_PW_***

093_PW_+FBVDDQ

094_PW_***

095_PW_***

096_PW_***

097_PW_

098_PW_***

099_PW_FLOW CHART

100_Power On Timing--AC mode

101_Power On Timing--DC mode

Global Search

101

100

099

093

091

090

089

088

087

086


083

Toggle FullScreen

Pre Page

Next Page

MoveTo



Schematic Page List

Hide

R

078_VGA_****

079_VGA_****

080_PW_SKYLAKE-U (1)

081_PW_SKYLAKE-U (2)

082_PW_***

083_PW_+1.0VSUS/+1.8VSUS

084_PW_

085_PW_***

086_PW_+1.2V/+VTT/+2.5V

087_PW_+3VADSW/+5VSUS

088_PW_LOAD SWITCH

089_PW_CHARGER

090_PW_PROTECTION

091_PW_+NVVDD (1)

092_PW_***

093_PW_+FBVDDQ

094_PW_***

095_PW_***

096_PW_***

097_PW_

098_PW_***

099_PW_FLOW CHART

100_Power On Timing--AC mode

101_Power On Timing--DC mode

Global Search

101

100

099

093

091

090

089

088

087

086


083

Toggle FullScreen

Pre Page

Next Page

MoveTo



Hide

R

078_VGA_****

079_VGA_****

080_PW_SKYLAKE-U (1)

081_PW_SKYLAKE-U (2)

082_PW_***

083_PW_+1.0VSUS/+1.8VSUS

084_PW_

085_PW_***

086_PW_+1.2V/+VTT/+2.5V

087_PW_+3VADSW/+5VSUS

088_PW_LOAD SWITCH

089_PW_CHARGER

090_PW_PROTECTION

091_PW_+NVVDD (1)

092_PW_***

093_PW_+FBVDDQ

094_PW_***

095_PW_***

096_PW_***

097_PW_

098_PW_***

099_PW_FLOW CHART

100_Power On Timing--AC mode

101_Power On Timing--DC mode

Global Search

101

100

099

093

091

090

089

088

087

086

083

Toggle FullScreen

Pre Page

Next Page


MoveTo

Register Address


Address	0x00	0x01	0x02	0x03	0x04	0x05	0x06
R/W	W	W	W	R	R	R	R
Function	Temp. alert threshold setting			Sensed temp. data			bit 4 = 0 bit 5 = 0 bit 6 = 0 When ALERT assert

Address Selection Table

Address	0x7E	0x7C	0x7A	0x78	0x76	0x74	0x72	0x70
PR9001	10k	1.5k	2k	3.6k	3.9k	4.3k	5.1k	6k
PR9002	Open	8.2k	6.2k	6.8k	4.7k	3.6k	2.7k	2k



<Variant Name>

		Project Name		Rev	
X541				R0.1	
Title : PW_PROTECTION					
Size A4		Dept.: NB Power Team		Engineer: SS	
Date: Thursday, September 01, 2016		Sheet 90		of 102	

Schematic Page List

Hide

R

078_VGA_***

079_VGA_***

080_PW_SKYLAKE-U (1)

081_PW_SKYLAKE-U (2)

082_PW_***

083_PW_+1.0VSUS/+1.8VSUS

084_PW_

085_PW_***

086_PW_+1.2V/+VTT/+2.5V

087_PW_+3VADSW/+5VSUS

088_PW_LOAD SWITCH

089_PW_CHARGER

090_PW_PROTECTION

091_PW_+NVVDD (1)

092_PW_***

093_PW_+FBVDDQ

094_PW_***

095_PW_***

096_PW_***

097_PW_

098_PW_***

099_PW_FLOW CHART

100_Power On Timing--AC mode

101_Power On Timing--DC mode

Global Search

101

100

099

093

091

090

089

088

087

086

083

Toggle FullScreen

Pre Page

Next Page

MoveTo

PWR-VDD_Spec

	Condition A	Condition B	Condition C	Condition D
P1 (1A)	3.3	2.5	3.3	1.2
P2 (1A)	3.3	2.5	3.3	1.2
P3 (1A)	1.5	2	3	0
P4 (1A)	3.3	3.3	2.5	0.2
P5 (1A)	1.5	0	3	1.14
VT VTT	1.5	2.1	1.8	0.8

Output	Condition
P1.5V-GH	D
P1.5V/1.65-GH	B
P1.5V-GD	B
P1.5V/1.65-GD	B
P1.5V/1.65-GD	B
P1.5V/1.65-GD	B
P1.5V/1.65-GD	A
P1.5V/1.65-GD	A
P1.6V-GH	B

P15101 讀取值 P15101 用 讀取值 Trace 上			
P15101	1	P15104	1
P15101	1	P15104	1
P15101	1	P15104	1
P15101	1	P15104	1
P15101	1	P15104	1
P15101	1	P15104	1
P15101	1	P15104	1
P15101	1	P15104	1
P15101	1	P15104	1

www.teknisi-indonesia.com

ASUS		Project Name	X541	Rev	1.0
Title:		PW_NVVDD (1)			
Rev	001	Drawn	100	Drawn	100
Checked	100	Checked	100	Checked	100
Design	100	Design	100	Design	100

Schematic Page List

Hide

R

078_VGA_****

079_VGA_****

080_PW_SKYLAKE-U (1)

081_PW_SKYLAKE-U (2)

082_PW_***

083_PW_+1.0VSUS/+1.8VSUS

084_PW_

085_PW_***

086_PW_+1.2V/+VTT/+2.5V

087_PW_+3VADSW/+5VSUS

088_PW_LOAD SWITCH

089_PW_CHARGER

090_PW_PROTECTION

091_PW_+NVVDD (1)

092_PW_***

093_PW_+FBVDDQ

094_PW_***

095_PW_***

096_PW_***

097_PW_

098_PW_***

099_PW_FLOW CHART

100_Power On Timing--AC mode

101_Power On Timing--DC mode

Global Search

101

100

099

093

091

090

089

088

087

086

083

Toggle FullScreen

Pre Page

Next Page

MoveTo


S3 And S5 Truth Table

State	Pin7(S3)	Pin8(S5)	VDDQ	VTTREF	VTT
S0	1	1	On	On	On
S3	0	1	On	On	OFF(Hi-Z)
S4/S5	0	0	OFF (Discharge)	OFF (Discharge)	OFF (Discharge)

+FBVDDQ
[For FRAM]

www.teknisi-indonesia.com

www.teknisi-indonesia.com



ASUS		Project Name	Rev
Title : PW_+FBVDDQ		X541	Rev.1
Drawn	Dapt.: H&D Team	Engineer:	BS
Date: Thursday, September 11, 2014		Sheet	50 of 100

Hide

078 VGA ****

079 VGA ****

080_PW_SKYLAKE-U (1)

081_PW_SKYLAKE-U (2)

082 PW ***

083_PW_+1.0VSUS/+1.8VSUS

084 PW

085 PW ***

086_PW_+1.2V/+VTT/+2.5V

087_PW_+3VADSW/+5VSUS

088 PW LOAD SWITCH

089_PW_CHARGER

090 PW PROTECTION

091_PW_+NVVDD (1)

092_PW_***

093 PW +FBVDDQ

094_PW_***

095_PW_***

096_PW_***

097 PW

098 PW ***

099_PW_FLOW CHART

100_Power On Timing--AC mode

101 Power On Timing--DC mode

Global Search

101

100

099

093

091

090

089

088

087

086


083

Toggle FullScreen

Pre Page

Next Page

MoveTo



Hide

101_Power On Timing--DC mode

083

MoveTo



Hide

101_Power On Timing--DC mode

083

MoveTo

